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Monte Carlo Simulations of High-Speed
InSb–InAlSb FETs
D. C. Herbert, P. A. Childs, Richard A. Abram, G. C. Crow, and M. Walmsley
Abstract—Self consistent Monte Carlo simulations which in-
clude impact ionization are used to study the high-speed potential
of InSb ﬁeld-effect transistors. It is found that the impact ioniza-
tion has a strong inﬂuence on the performance of InSb for high
speed. The ionization leads to a high electron drift velocity and
substrate bias can be used to extract the holes which are generated
in the channel. Residual hole density within the channel, however,
limits the maximum speed. The substrate bias and buffer doping
are critical for extracting holes from the channel without inducing
excess ionization. Simulations yield a peak cutoff frequency of
820 GHz with a 0.03125- m gate, a source to drain voltage of 0.58,
and a sheet doping density of       cm .
Index Terms—High-speed response, impact ionization, InSb, low
power, MODFET, Monte Carlo simulation.
I. INTRODUCTION
I nSb FIELD-EFFECT transistors (FETs) are of interest forlow-power, high-frequency applications. The low bandgap
with a very small electron mass and a very high mobility leads
one to expect that a very high-speed response is possible for
cooled transistors. At room temperature, however, the high
energy tail of the thermal carrier distribution extends above
the bandgap energy where impact ionization processes and
Auger generation are possible. This leads to high leakage
currents. By using minority carrier exclusion techniques and
carrier extraction, it is possible to greatly reduce these leakage
currents, making room-temperature operation feasible [1], [2].
Early work with a 1- m gate enhancement-mode FET has
suggested an intrinsic of about 90 GHz [2]. More recent
work concentrating on reducing parasitics has demonstrated
an of 74 GHz with a 0.7- m gate [3]. This latter work
has also presented drift diffusion simulation results suggesting
that a very high-frequency response approaching 1 THz may
be possible with sub–0.1 micrometer gates. Very recent work
using quantum-well channels has reafﬁrmed the prediction of
an of 1 THz for a 0.1- m gate [4]. This prediction neglects
hot-carrier overshoot effects which might lead to even better
high-frequency performance, however, it is not clear how the
impact ionization has been included in the modeling, and
whether low mobility holes in the channel will degrade the
response. One aim of the present work is to include hot-carrier
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transport and ionization by using a Monte Carlo approach. It
should be noted, however, that although InSb has the higher
saturated drift velocity, the InP-based high-electron mobility
transistors (HEMTs), have given the highest measured
values to date. For example, a 550–GHz pseudomorphic
InP-HEMT using a 30–nm gate has been reported by Shinohara
et al. [5].
In this paper, we use the self-consistent SLURPS two-dimen-
sional Monte Carlo code [6] to explore the factors limiting the
very high-frequency response of narrow bandgap FETs. It is
clear that inclusion of impact ionization is essential for real-
istic studies and suitable subroutines have been added to the
SLURPS software to make this possible. We have chosen to
focus on the InSb–InAlSb material system and ﬁnd that con-
trolling the ionization through doping proﬁle and substrate bias
is critical for achieving high-frequency response. This is par-
ticularly the case as the channel sheet charge density is raised
to reduce channel resistance and minimize gate fringing ﬁelds.
The resulting potential drop at the drain side of the gate leads to
strong ionization effects. To control these effects we ﬁnd it nec-
essary to limit the source/drain bias to less than 0.6 V and use a
substrate-source bias of about 1.0 V. If defects and impurities
reduce the channel mobility, then the carrier heating in the high
ﬁeld at the drain edge of the gate becomes less effective and the
bias constraints are relaxed. The presence of Al in the channel
region also reduces the mobility and therefore the speed, but in-
creases the bandgap and therefore reduces the ionization. If the
highest speeds are not a priority then using a low concentration
of Al for the channel region could be a useful option.
II. VELOCITY-FIELD CHARACTERISTICS
In Fig. 1, we show the computed velocity-ﬁeld characteristics
for InSb. The calculation included , X, and L electron valleys
and HH and LH valence bands. The results were calculated at
room temperature using electronmaterial parameters assembled
from data in [7]–[10] and listed in Table I. SLURPS obtains the
material parameters for the alloys used in transistor modeling,
by interpolating between the values for InSb and AlSb so pa-
rameters for both materials are listed in Table I. It should be
noted that there remains some considerable uncertainty for the
values of hot-carrier material parameters. For the –X and –L
intervalley phonon scattering coupling constant, we have used
eV/m, a typical value for III-V compounds, from esti-
mates based on pseudopotential wavefunctions [11], [12]. The
indirect gap for InSb used here is also smaller than reported
in earlier pseudo-potential band structure calculations [13]. Ve-
locity-ﬁeld calculations using a wider indirect gap, however,
gave similar results to Fig. 1, but with a gradually increasing
0018-9383/$20.00 © 2005 IEEE
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Fig. 1. Velocity-ﬁeld curves for InSb at room temperature.
TABLE I
ELECTRON MATERIAL PARAMETERS
drift velocity rather than the weak tendency toward negative dif-
ferential mobility shown in Fig. 1 at the highest ﬁelds consid-
ered with s . This indicates that the electron
transport is dominated by the gamma valley where the material
parameters are well established and is fairly insensitive to the
other, more uncertain material parameters, associated with the
satellite valleys.
Fig. 2 shows the computed impact ionization coefﬁcients. A
Keldysh form for I, the ionization scattering rate, was used
(1)
where S is the rate constant. The ionization coefﬁcient is ob-
tained by dividing the averaged value of I by the drift velocity
and is a measure of the number of ionization events per unit
length. There is uncertainty concerning the appropriate value
for S. We favor a value of s for electrons, with
the threshold energy taken as 1.08 where is the direct
gap. The hole ionization calculation used s and
Fig. 2. Impact ionization coefﬁcients for InSb at room temperature.
. In a previous work on detectors [16], we found
that these values gave good agreement with measured ioniza-
tion data in both InSb and CdHgTe with a similar band gap.
The lowest threshold energies are estimated by using energy
and wave vector conservation, assuming that the electron ion-
ization involves the conduction band and heavy hole band and
the hole ionization involves the light hole band and conduction
band. Electron ionization dominates over hole ionization within
the transistor channel. It is however important to allow for the
weak hole ionization in the bulk of the buffer region as this gen-
erates electrons which then avalanche while ﬂowing toward the
drain. For electrons, a value of s has been ob-
tained by ﬁtting (1) to experimental data on photo-quantum efﬁ-
ciency [14]. A ﬁrst principles calculation, however, has yielded
a much smaller value of about s [15]. This latter
calculation used zero ﬁeld wave functions and we would expect
that the very small electron mass and bandgap will make the
observable value of S very sensitive to electric ﬁelds, both ap-
plied and from random charged impurities and defects, through
the associated band tailing. This implies that ﬁtting S to exper-
imental data should give the most reliable values. To check on
the sensitivity to Swe have included some electron drift velocity
and ionization coefﬁcient calculations obtained with the smaller
value of S in Figs. 1 and 2. It is interesting to note that the ioniza-
tion coefﬁcient, which controls the carrier generation, is fairly
insensitive to the precise value of S at the highest ﬁelds where
the ionization is dominating the energy relaxation and electrons
are predominantly in the valley. A major effect of reducing
the value of S, however, is an increase in the rate of electron
transfer to satellite valleys and consequently a strong negative
differential mobility with reduced drift velocity. Reference [4]
quotes a measured saturation velocity cm s which
from Fig. 1 would favor the higher value for S.
In Fig. 1 we see that by using the high value for the electron
ionization coefﬁcient, impact ionization prevents a large inter-
valley transfer and keeps the carriers within the -valley where
the low mass leads to a high drift velocity. This result has some
similarity to a “high ﬁeld Ohms law” effect obtained in wider
gap materials [17], in that the ionization by cooling the carriers,
leads to velocity enhancement. From Fig. 2 it is striking that for
low electric ﬁelds the electron ionization dominates the hole ion-
ization with implications for low noise avalanching structures.
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Fig. 3. Schematic geometry for the SLURPS transistor model. The detailed
layer structure for barrier, channel and buffer are given in Table II. The
source-to-drain separation was taken as 3.0  m.
III. TRANSISTOR MODELLING
To model the InSb-InAlSb transistors we used the ap-
proach described previously for AlGaN transistors [6]. A
source-to-drain separation of 3 m was used with the Schottky
gate electrode located on the surface of the wide gap InAlSb
barrier material, midway between source and drain. This bar-
rier material contains a heavily doped layer to supply carriers
to the narrow gap InSb channel material. A P-type buffer with
substrate contact is used both to allow hole injection within
the Monte Carlo model and to extract the holes generated in
the channel by impact ionization. A schematic of the SLURPS
model geometry is shown in Fig. 3. The 3– m separation of
source and drain was modeled with 192 mesh points. The
barrier and channel regions perpendicular to the surface to a
depth of 0.12 m were modeled with 32 mesh points and
the remaining 0.5 m of buffer depth was modeled with 64
mesh points. Finer meshes were not possible due to memory
limitations with our current machines.
Initial explorative modeling suggested that both channel ion-
ization and buffer ionization could be problematic. At low sub-
strate bias, holes generated in the channel tend to ﬂow through
the channel toward the source. Low breakdown voltage then
results and the holes slow the transistor response. It was ob-
served that in this situation, excessive charge was injected from
the source contact to maintain charge neutrality. This electron
charge led to further ionization with a positive feedback loop
causing breakdown. This effect was eliminated by increasing the
substrate reverse bias to an optimum value of about 1.0 V. To
minimize spurious hole ionization in the buffer, the Al concen-
tration was increased gradually in layers below the InSb channel
toward the substrate. For modeling convenience the Al concen-
tration was increased in steps. Increasing the negative bias much
beyond 1.0 V caused avalanche breakdown as the electrons re-
sulting from weak hole ionization in the buffer material, ﬂowed
toward the drain.
The layer structure used for the ﬁrst simulations is shown in
Table II. A value of , the Al fraction, was taken as 0.4 for
the barrier material supporting the gate electrode. This barrier
material consisted of two layers of thickness m.
The top layer was low doped and the second layer was used
to supply carriers to the channel. The doping in this second
TABLE II
LAYER STRUCTURE USED IN SLURPS MATERIAL In Al    Sb,
DOP DENOTES DOPING IN THE SUPPLY LAYER
layer (dop) was varied to obtain high and remote impu-
rity scattering was neglected. The barrier thickness was chosen
to be about 0.24 of the smallest gate length to be considered
(0.031 m) in order to minimize spreading of the gate ﬁeld
within the channel. Simulations varying barrier thickness indi-
cated that this was adequate for the present structures. For con-
venience this barrier thickness was retained for the various gate
lengths considered. It may be difﬁcult to fabricate such a thin
barrier layer and thicker layers may be suitable in practice for
longer gates, but in this paper, we are aiming to establish poten-
tial high-frequency limits. In practice recessed gate structures
would be employed for the short gate length transistors. The
channel thickness was ﬁxed at m and below the
channel three layers are used to step grade the material toward
a composition of . The value of and
used for buffer and barrier respectively are not critical and are
chosen to give effective modulation doping and suppression of
buffer hole ionization. Fabricated transistors have been reported
with for both buffer and barrier [3], [4] and for prac-
tical designs it may be desirable to increase the value of x used in
our simulations in order to achieve pseudomorphic growth of the
strained channel and barrier material. For convenience the sim-
ulations also place the Schottky gate directly on the barrier ma-
terial while in practice a layer of SiO may be used to separate
the gate metal from the semiconductor. Below the step grading
layers we have included a P-doped layer, with variable doping
density dop1, which has the effect of increasing the ﬁeld driving
holes away from the channel. It turns out that the value of this
doping density is important for preventing the hole ﬂow toward
the substrate generating a self-consistent hole potential barrier
below the channel. If the doping is too low, this potential bar-
rier acts to increase the residual hole density within the channel
and consequently reduces the transistor speed. The initial value
used for dop1 is given in brackets in Table II. Our ﬁnal result
for the maximum obtainable is obtained by simultaneously
tuning the values of dop and dop1. In this case, an optimal sub-
strate bias value of V, together with the optimized
doping layer within the buffer, overcomes the residual potential
barriers from the step grading and the potential barrier resulting
self-consistently from the hole ﬂow. Below the p-doped layer
we include a low doped layer and a doped contact layer. The
total thickness below the channel is 0.55 m.
HERBERT et al.: MONTE CARLO SIMULATIONS OF HIGH-SPEED InSb–InAlSb FETs 1075
To compute the cutoff frequency for various transistor
structures, we applied a harmonic voltage with amplitude of
0.05 V to the gate electrode and computed the terminal currents
for times exceeding 50 periods. The harmonic component of the
currents was extracted by using Fourier integration and the cur-
rent gain, deﬁned as drain current divided by gate current
at frequency , was averaged over the periods. The gain
was computed for several frequencies spanning the unit gain
value. was then obtained by interpolation. The error in
was estimated to be typically less than 5% for the number of
periods used in the simulations. We found that plotting gain in
dB against frequency on a log scale approximated quite well to
a straight line as commonly assumed for extrapolating experi-
mental data to estimate . In this paper, however, we always
interpolate to estimate .
In general for the InSb transistors we found that increases
with increasing drain bias until the transistor gets close to break-
down. The sharp potential drop at the drain edge of the gate also
increases in magnitude with increasing drain bias. This leads to
increases in velocity under the gate and velocity overshoot and
also increases the effect of ionization on the drift velocity. In
practice we found that a drain to source bias V was
close to optimum.
In Section IVwe present detailed results using a value of dop1
equal to cm in order to illustrate the various effects
which can limit the frequency response.We then consider tuning
both dop and dop1 in order to estimate the maximum available
.
IV. RESULTS
We initially settled on the layer structure shown in Table II,
where the doping in the supply layer was chosen tomaximize
for ﬁxed buffer doping. Fig. 4 shows results for the variation of
with supply layer doping for gate length m
and bias voltages , , , and
. It is seen that peaks for a doping density of
about dop cm which corresponds to a sheet
density of cm . The source and drain currents
are also shown on the plot and it is seen that the difference,
Id-Is increases with supply layer doping. This corresponds to
increasing current injection from ionization and the decrease in
above the peak is caused by increasing hole density within
the channel ﬂowing toward the source. This interpretation was
conﬁrmed by further calculations in which the electron-hole in-
jection due to ionization was turned off. The cooling effect of
the ionization for increasing the electron drift velocity was re-
tained so that the correct electron drift velocity is used. The re-
sults are shown in Fig. 5 and do indeed give higher values for
, conﬁrming that the hole injection is limiting the high-fre-
quency performance. It is interesting to note that for the doping
density of cm , the in Fig. 5 is very close to
the maximum of 690 GHz obtained with electron-hole injec-
tion. This indicates that the hole extraction process is working
well at this value of dop. The peak in with no electron-hole
injection was, however, shifted to the higher value of 936 GHz
at the higher doping level of dop cm .
Fig. 4. Dependence of cutoff frequency on doping density in the supply layer
of Table II. The simulations were performed at room temperature and included
both electron and hole ionization. The bias voltages were     ,     ,
     ,      . The buffer doping was dop1     cm .
Fig. 5. Variation of cutoff frequency with doping, dop in the supply layer
of Table II. These simulations were performed at room temperature and
excluded electron-hole injection from the ionization process. The effect of
ionization on the electron drift velocity was allowed for. The results indicate
the high-frequency potential from the high electron drift velocity. The bias
voltages were     ,     ,     , and     .
To try to understand the peak for no electron-hole injec-
tion as shown in Fig. 5, we have plotted the potential variation
along the channel from source to drain obtained with no elec-
tron-hole injection, for different values of doping. The results
used the optimum bias of , , .
The results in Fig. 6 show the variation of potential energy (or
conduction band edge) along a line six mesh points (0.0225 m)
from the surface with the source as origin. It appears that the
potential drop between gate and drain, which corresponds to
a channel resistance, falls with increasing values of dop up to
about cm , which correlates well with the increase
in high-frequency performance. The magnitude of the sharp po-
tential drop at the drain side of the gate also varies with doping
and affects the electron drift velocity under the gate. For values
of dop above cm , the gate to drain resistance ap-
pears unchanged but the magnitude of the sharp potential drop
at the drain edge of the gate decreases, which will reduce the ve-
locity under the gate. There is also a noticeable increase in the
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Fig. 6. Variation of potential energy (conduction band edge) along the channel
from source to drain at a distance of 0.0225  m from the surface. The source
contact metal is located at the origin and the ﬂat potential region corresponds to
a heavily doped contact layer. The gate is located midway between the source
and drain at 2  m. The bias voltages were    ,    ,     ,
and     . This calculation switched off the electron-hole generation
but included the effect of ionization on the electron drift velocity. The buffer
doping was dop1       cm and curves are shown for a range of
values of dop, the supply layer doping.
source to gate channel resistance for dop cm .
The channel resistance affects the through the RC time con-
stants [5] and the behavior of in Fig. 5 can be explained as
caused by a combination of channel resistance and drift velocity
variation. It is interesting to note that there is a sharp potential
drop at the source end of the channel between the heavily doped
contact region and the intrinsic channel region. This high ﬁeld
region also causes ionization, but the generated holes immedi-
ately ﬂow into the heavily doped source contact region and have
no effect on the transistor speed.
The case with electron-hole generation fully allowed for is
more complicated. The hole current ﬂowing toward the sub-
strate contact leads to an Ohmic potential drop and the pos-
itive space charge from holes below the channel can cause a
weak repulsive hole potential which retards the hole ﬂow away
from the channel. This results in a buildup of hole charge within
the channel which ﬂows toward the source contact. The slow
moving holes then degrade the frequency response. These ef-
fects can be seen in Fig. 7 which plots the variation of the va-
lence band edge with position in a direction from gate to sub-
strate. The different curves correspond to different values of
dop and dop1 and are obtained with the optimum bias for the
0.03125- m gate transistor. One curve shows the result with no
electron-hole injection and in this case the valence band edge
rises to its value at the substrate contact with no de-biasing. The
curve labeled “dop ” (units of cm ), corresponds to
the peak in Fig. 4 and the curve labeled “dop ” corre-
sponds to the situation where has fallen from its peak value.
It can be seen that a weak hole repulsive potential barrier has
developed below the channel conﬁrming our explanation of the
peak . It should be noted that the potential has been plotted
such that electrons ﬂow “downhill” and holes ﬂow “uphill” in
this paper. The remaining curve shows results where dop has
been increased to cm and dop1 has simultane-
ously been increased to cm in order to maximize
with respect to both of these parameters. In this case, the
Fig. 7. Variation of valence band edge with position along a direction from
gate to substrate. The potential is deﬁned such that holes ﬂow up hill. Dop (units
 cm ) and dop1 (units  cm ) are deﬁned in Table II. The case with
no electron-hole injection is labeled “no hole.”
Fig. 8. Variation of  with  using    , and    .   
  m and dop       cm , dop       cm . The
ﬁxed bias voltages were    ,    ,    . The calculation
included electron-hole injection.
p-doping in the buffer layer dop1 is sufﬁcient to overcome the
hole ﬂow retarding barrier.
The justiﬁcation for using a drain voltage of 0.58 V is
given in Fig. 8. We show results for as a function of
drain voltage obtained with electron-hole injection for gate
length m and a supply layer doping of
cm . We see that increases linearly with at
low voltages and ﬂattens out for V. In practice, 0.58 V
is close to optimum. Using higher drain bias takes the transistor
too close to breakdown.
Having set the doping density and bias values as dop
cm , dop cm , , ,
, we performed a series of calculations of keeping
the geometry and bias voltages ﬁxed but varying gate length.
The results in Fig. 9 show the ﬂattening of performance at very
short gate lengths which we interpret as caused by increasing
hole density in the channel, ﬂowing toward the source. It is also
noticeable that the source and drain currents start to increase
quite rapidly for very short gate lengths. This implies an in-
creasing hole current ﬂowing toward the substrate with asso-
ciated debiasing and the possibility of a weak self-consistent
barrier developing to impede the ﬂow.
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Fig. 9. Variation of   with gate length at room temperature. The bias voltages
were    ,    ,     ,     . Doping values were
dop      cm , dop      cm . Electron-hole injection
from ionization is included.
Fig. 10. Steady-state currents for the 0.03125 m gate transistor. The ﬁxed
biases are    ,    . Doping values were dop     
 cm , dop      cm .
The steady-state currents for the 690–GHz transistor are
shown in Fig. 10. The ﬁxed bias voltages were ,
. The sheet doping in the supply layer was
cm , the gate length was 0.03125 m and dop1
was cm . It is seen that the ionization current sets
in for V. The source current gradually increases over
the entire range of drain voltage. For V this is in
part caused by some holes ﬂowing into the source contact. The
predominant hole current, however, ﬂows to the substrate as
indicated by the larger slope of the substrate and drain currents.
This indicates that the substrate bias is effective in extracting
the ionization induced holes.
If the substrate voltage is reduced to 0.5 V with
V and V then the efﬁciency of
hole extraction is reduced, the hole current ﬂowing to source
increases and the transistor breaks down. This breakdown
occurs on a timescale which is noticeably longer than conven-
tional avalanche breakdown. We think that this is caused by the
process of carrier injection from the source contact required to
maintain charge neutrality with the slow moving hole charge in
the channel. The source injected electrons induce more holes
by ionization creating a positive feed back loop. A similar
breakdown process has been described in the literature for
short channel Si MOSFETs where it is explained as a parasitic
Fig. 11. Turnon currents for the 0.03125-m gate transistor. dop    
 cm , dop      cm ,    V, and     V.
n-p-n (source-substrate-drain) bipolar transistor action with
the source/substrate junction forward biased by hole current
ﬂowing to source [19], [20].
In Fig. 11 we plot the turnon currents for the
m, 690-GHz transistor. The pinchoff voltage is
around 0.7 V. It can be seen that the substrate current locks
to the drain current near pinch off. This is caused by the source
current being blocked by a potential barrier in the channel
under the gate. The residual ionization current ﬂows such that
the holes move to the substrate contact and the electrons move
to the drain contact. It is interesting to note that the substrate
current locks to the source current for gate voltages above about
0.4 V. This effect is not observed for lower drain voltages and
is thought to indicate that the current multiplication in the high
ﬁeld region close to the gate happens to be close to two. The
result indicates that the channel current multiplication is inde-
pendent of gate voltage for and that the generated
holes are ﬂowing predominantly toward the substrate, away
from the channel as required for high speed operation.
Having observed that the high-frequency performance is lim-
ited by an increasing hole density within the channel, which
in turn is caused by debiasing and the formation of a weak
hole potential barrier below the channel, it was a simple matter
to adjust dop and dop1 simultaneously in order to maximize
. In this way, we estimated the optimum values as dop
cm , dop cm which yielded
GHz. This value is still signiﬁcantly below the 936
GHz obtained with no electron-hole injection and indicates that
a small residual hole charge remains in the channel, degrading
the performance. In practice, however, we expect that the tech-
nical difﬁculty of fabrication and elimination of parasitics will
dominate any further development so that loss of the last 10%
of potential performance may not seem so important!
V. CONCLUSION
Extensive self consistent Monte Carlo simulations are re-
ported for the InSb material system at room temperature. It is
found that impact ionization, by cooling electrons and reducing
intervalley transfer to low mobility satellite valleys, leads to
unusually high drift velocities. This high saturated drift velocity
can be exploited in FETs by optimising the substrate bias and
buffer doping to extract holes generated in the channel. The
very high-frequency performance expected from electron drift
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velocities alone is however limited by residual hole charge in
the channel. The peak for a 0.03125 m gate is predicted
to be about 820 GHz which is well above the demonstrated
550 GHz for a 0.03- m gate in the InP material system. It
should be noted, however, that in practice channel mobility can
be reduced from the ideal and parasitics can limit the highest
frequency response so that comparing an ideal theoretical
number with an experimental value may be unduly optimistic.
If one could completely remove the ionization induced holes
from the channel, then the peak could be increased to around
940 GHz according to Fig. 5. For the structures considered in
this paper this does not appear possible. One could perhaps
consider quantum well channels to exploit the higher 2 DEG
mobility and better carrier conﬁnement [4], however in this
case the conﬁning barriers may also impede the hole ﬂow away
from the channel and degrade performance. The predicted peak
for the structures considered is impressive, conﬁrming that
this material system has the potential for extremely high speed
low power devices, in overall agreement with the conclusions
of other authors [3], [4].
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